Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When temperature increases, performance degrades.. because the carrier mobility degradation leads to slower slew rates... and hence the slower the speed.
So when temperature increases, to keep circuit working(i.e. avoiding timing violations) you can slow down the frequency to avaiod the timing violations.... or you can increase the voltage(if permited and should be within tolerance) so that delays will be less and it will compensate the delay increase by tempaerature and hence it will work at freq. you targated for.
BTW, while doing timing clouser, once must make sure that circuit works and meets timing for all the corners(i.e. best corner and worst corner).
Best corenter : High Vdd, Lowest temperature,Best process
Worst Cornter : Low Vdd, highest temperature, Worst process.
Hi Jaydip,
I am aware of this fact.
At 65 ns, Vdd is quite low (0.9 V !?) and hence its threshold will be very low(0.3 !?). Now as temerature is increases Vt goes further low and hence high current will flow and conduction starts quickly.
This is not seen till 130 nm, becasue at that time Vdd and Vt quite higher than at 65 or 45 ns.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.