Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are the factors that determine the setup time of a flip-flop?

Status
Not open for further replies.
S

S.Nikhil

Member level 1
Joined
Oct 9, 2007
Messages
34
Helped
18
Reputation
36
Reaction score
17
Trophy points
1,288
Activity points
1,553
Hi,

What are the factors that determine the setup time of a flip-flop.

According to me, it is the input transition and slew.

Let me know If I am correct.

thx

S. Nikhil
 

Re: Flop setup time

The setup time is determined by the cell provider. The timing information is extracted from the technology information and the cell layout.
The input transition and slew affect the delays.
 

Re: Flop setup time

Gliss is correct
 

Flop setup time

you can check std.lib
look for the factor in the lookuptable
 

Re: Flop setup time

setup time is dertimed by the transistion of clock signal and data signal.

Added after 2 minutes:

Just suppplement, for a certain DFF cell, larger transistion of clock signal and data signal, larger setup time.
 

Flop setup time

the DFF setup time is [delay CK->close latch gate] - [delay D->close latch source]
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top