Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, some Xilinx FPGAs provide adjustable IDELAY and IODELAY primitives in the device's I/O blocks. They are most often used to make small adjustments to I/O timing, but with some imagination you can find other creative uses. For details, refer to your FPGA User Guide, and the special ISE Libraries Guide for your specific FPGA.
Those delays require instantiation of special library primitives. They are not accessible from the common delay statements in Verilog or VHDL.
I'll add to Echo47 that the delay element are on Xilinx Virtex-4 and Virtex-5. It's a bunch of delay taps that you can adjust on each IO for dynamic phase alignment solutions for high-speed source-synchronous interfaces.
refer to this article for more info
**broken link removed**
what kind delay are you asking? Simple delay element is counter, delays on io buffers are not recommended, because those ones are small and using to acomplish PCB layout
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
