+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Member level 2
    Points: 1,603, Level: 9

    Join Date
    Jun 2005
    Posts
    45
    Helped
    0 / 0
    Points
    1,603
    Level
    9

    calculation of leakage power

    how to calculate the leakage power in CMOS digital ckt using SPICE language?

    •   AltAdvertisment

        
       

  2. #2
    Member level 2
    Points: 1,437, Level: 8

    Join Date
    Oct 2007
    Posts
    53
    Helped
    7 / 7
    Points
    1,437
    Level
    8

    Re: calculation of leakage power

    Hope this helps..............

    http://www.vlsibank.com/sessionspage.asp?titl_id=774

    -Aravind



    •   AltAdvertisment

        
       

  3. #3
    Full Member level 2
    Points: 1,725, Level: 9

    Join Date
    Sep 2007
    Posts
    129
    Helped
    8 / 8
    Points
    1,725
    Level
    9

    Re: calculation of leakage power

    Quote Originally Posted by misha82
    how to calculate the leakage power in CMOS digital ckt using SPICE language?
    Leakage current is the current flowing through the device in the off state. The idea is to keep the device off by applying appropriate voltage and then calculating the vss#i (You will need to use a voltage source here)



    •   AltAdvertisment

        
       

  4. #4
    Full Member level 2
    Points: 2,616, Level: 11

    Join Date
    Jan 2003
    Posts
    129
    Helped
    10 / 10
    Points
    2,616
    Level
    11

    calculation of leakage power

    If the spice model doesn't provide this leakage information inside its device model or the device modeling regarding to leakage isn't good and accurate, you may not get meaningful information from spice simulation.



--[[ ]]--