Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

calculation of leakage power

Status
Not open for further replies.

misha82

Member level 2
Joined
Jun 6, 2005
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,641
how to calculate the leakage power in CMOS digital ckt using SPICE language?
 

onlymusic16

Full Member level 2
Joined
Sep 19, 2007
Messages
129
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
1,959
misha82 said:
how to calculate the leakage power in CMOS digital ckt using SPICE language?

Leakage current is the current flowing through the device in the off state. The idea is to keep the device off by applying appropriate voltage and then calculating the vss#i (You will need to use a voltage source here)
 

sunjimmy

Full Member level 2
Joined
Jan 10, 2003
Messages
129
Helped
9
Reputation
18
Reaction score
7
Trophy points
1,298
Activity points
1,027
If the spice model doesn't provide this leakage information inside its device model or the device modeling regarding to leakage isn't good and accurate, you may not get meaningful information from spice simulation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top