Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Electrical constraints in Allegro capture CIS schematic

Status
Not open for further replies.
A

ansari6682

Newbie level 6
Joined
Nov 21, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,351
Hi Everybody,
Could you tell me,how we put the electrical constraints (Propagation delay,trace width,differential pairs,and constaints related length matching.....)
in allego capture cis 10.2? schematic tool

Thanks in advance...
 

It is very difficult in that version, they are all entered using a macro type scripting - in versions 15.7 and above it's easier, at least for differential pairs, usually these are entered in the layout tool, (Allegro).

SiGiNT
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top