matrixofdynamism
Advanced Member level 2
The BFMs are used to help with verification of Qsys components being written by the developer. Is this true?
If so, then must one know SystemVerilog to use them? Do they fully support VHDL?
If so, then must one know SystemVerilog to use them? Do they fully support VHDL?