Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

dual slope adc opamp gain

Status
Not open for further replies.
A

avoulk

Newbie level 1
Joined
Dec 4, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
hi

i have to design a 14-bit dual slope adc. How can i choose the appropriate gain for the opamp(integrator) and comparator?

Any help would be appreciated..
 

I think the most important spec for your opamp and comparator will be offset voltage. There's not really a 'gain' for the integrator, there's a volts/sec constant, and that's going to depend on your requirements. How fast do you need to do the conversion? How fast is your clock? It's going to take 2*2^14 (32786) clock cycles to do a conversion.
 
  • Like
Reactions: avoulk

    A

    avoulk

    Points: 2
    Helpful Answer Positive Rating
I think the most important spec for your opamp and comparator will be offset voltage. There's not really a 'gain' for the integrator, there's a volts/sec constant, and that's going to depend on your requirements.
Click to expand...
In industry standard dual slope circuits, integrator and comparator offset voltage are eliminated, that's why these circuits achieve good performance with standard CMOS technology. Insufficient integrator gain however causes a linearity error due to deviation from ideal ramp waveform. Comparator response time causes a magnitude offset.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top