Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Technology is the minimum gate length that can be fabricated. This is also the minimum feature size that can be fabricated. If gate is equal to minimum feature size than it is not possible to fabricate feature smaller than gate length. But smaller gate length leads to higher leakage current. In some special case where power is critical gate length can be made larger than width to save power.
I think above posts did not answer your question. W/L ratio completely depends on your choice. If you use digital circuitry you will not change L from minimum value since you care about speed and density.
For analog design W and L are up to you. I use quite often W smaller than L. W/l=1 is no problem at all.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
