Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Analog circuit model by Verilog -A/AMS or Verilog ?

Status
Not open for further replies.
C

copper230230

Newbie level 6
Joined
Feb 6, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,394
Dear All,
We want to co-sim for digital & analog. The digital was coded by verilog.
The analog BFM prepared to code with Verilog-A/AMS or pure Verilog-D,
but it wasn't determinded yet.
Could anyone tell me which one is run faster when I run co-sim?
The simulation tool is VCS + nano-sim.
Thanks!!
 

Pure digital verilog will probably run faster. Verilog-a can have a few convergence issues, especially between blocks. Verilog-a blocks are easy to drop for analogue top level verification simulations. If you can model everything you want to model in verilog-d that would be my preferred solution.
 

Philcorb,

How a analog circuit can be modeled in Verilog-D? Is it possible?
 

Have a google for 'event driven analog'. There are also papers on this on IEEE explore. It is possible to clock a block at x10 the bandwidth of the analogue signals and make z-domain approximations to transfer functions. I have also seen models of PLLs which at phase noise.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top