Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Gate width are less than 10um

Status
Not open for further replies.
gafsos

gafsos

Full Member level 3
Joined
Feb 1, 2006
Messages
189
Helped
25
Reputation
50
Reaction score
11
Trophy points
1,298
Location
North Africa
Activity points
2,450
Hello,

Why Always (90/65/40 nm) we have to ensure that Gate width are less than 10um ??

Thanks
 

These are the rules set by your fab....10um for nmos and for pmos it'll be lower....Cos of device physics or may be difficulty in fabricating I suppose...
 
  • Like
Reactions: gafsos

    gafsos

    gafsos

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top