Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

required modification

Status
Not open for further replies.
V

vnagarjun

Newbie level 5
Joined
Jan 26, 2011
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,334
hii..

i have an cmos inverter and a nmos transistor in series.. i need modification to this to reduce the power even if the transistor count increases... plz help to replace this and keep any device to reduce power..

plz mail me the answer to vnagarjun@yahoo.com
 

Pls use smaller w and larger L for NMOS and PMOS.
 
i have replaced those two with a pmos transistor for reducing area and improving performance.. will there be any problem i keep that??
 

Replace nmos with pmos? It is not correct. When the output is pulled low than |Vthp|, the pmos will be turned off.
For further reduce power consumption and area, current source can be used. However, circuit speed will be very low.
 

i mean replacing inverter and nmos with pmos... the operation is when we give 0 as the input after passing through inverter it will convert to 1 and then it is passed to nmos so that it will ON the nmos transistor.... when we give input as 1 after passing through inverter it will give 0 so that nmos will be OFF....so for this operation i am using pmos transistor... if i get 0 i need to ON the transistor and for 1 i need to OFF the transistor..... if i use it will there be any problem?? for power i'll go for sizing....
 

I see. You just use nmos or pmos as a switch? If so, you need to check the input range. Input range of nmos switch is different from that of pmos switch.
 

For your question I assume that you have inverter and its output is driving gate of the NMOS.
Now - to reduce power - where the biggest power loss is comming from? Is it due to the current spine in the inverter or is it because slow turn on / off of the NMOS?
How do you measure the power? average value of total current? or spike current?
What speed it has to switch?
If the inverter is a issue - you can have current starved architecture and allow just small current to pass through - that will slow it down but will reduce the power.
 
@teddy... yeah u understood question correctly... but what i'm doing is replacing (inverter and nmos) with pmos as the operation is same... as need a slight modification so that area can be reduced... but my question is will there be any problem with power consumption if i replace it??? i'm getting power from the tool... i'm using Mentor Graphics Design Architect where v get power directly.... and one more thing that u told there is CURRENT STARVED ARCHITECTURE for reducing power... if u dont can u plz provide me that architecture so that i'll use it in my design....
 

Current Starved Inverter.
49_1299326401.gif


You can set Ib for current consumption.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top