Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

in place optimization

Status
Not open for further replies.
C

chanducs24

Member level 2
Joined
Oct 20, 2010
Messages
53
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,598
in place and preplace optimization

hi frends,

can anyone explain about in-place optimization and pre-place optimization while placing the design? how it works?

Thanks,
chandra.
 
Last edited:

Hi, pre-place optimization tends to use wireload models and fanin to estimate interconnect parasitics, while placement based optimization uses the actual distance between placed cells and fanin to estimate interconnect parasitics.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top