Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Shadow Logic problems - script to XG and DB modes

Status
Not open for further replies.
D

dongdong209

Newbie level 5
Joined
May 5, 2009
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
set_testability_configuration

In my module design, there are 2 rams & 1 rom. I want to configure them as black boxes. I use shadow logic DFT. the Design Compiler version has 2 modes:XG & DB mode.
XG mode: set_testability_configuration -type observe -clock_signal....
DB mode: set_wrapper_element ...

who can help me to find specific scripts of the two modes, especially XG mode!

thx!
 

set_wrapper_element xg

Hello friend,

for xg mode,

set_testability_configuration -type observe -clock_signal [get_ports [list TEST_CLOCK ]]
set_testability_configuration -type control -clock_signal [get_ports [list TEST_CLOCK ]]

####FOR INPUTS

set_test_point_element -type observe [get_object_name [get_pins A/B/<RAM INPUTDRIVING LOGIC CELL>/Y]] \
-clock_signal TEST_CLOCK\
-power_saving enable

####FOR OUTPUTS
set_test_point_element -type control_01 [get_object_name [get_pins A/B/RAMOUTPUT]] \
-clock_signal TEST_CLOCK

this is the basic script tht u can work on for XG mode. N be careful of any buskeeprs sort of thing at the RAM utputs.

Good luck.

Cheers

Sunil Budumuru
asic-dft.com
 
shadow logic in asic

sunilbudumuru said:
Hello friend,

for xg mode,


####FOR INPUTS

set_test_point_element -type observe [get_object_name [get_pins A/B/<RAM INPUTDRIVING LOGIC CELL>/Y]] \
-clock_signal TEST_CLOCK\
-power_saving enable

####FOR OUTPUTS
set_test_point_element -type control_01 [get_object_name [get_pins A/B/RAMOUTPUT]] \
-clock_signal TEST_CLOCK
Click to expand...

When i used the script " [get_object_name [get_pins U3/O]] " , the design compiler points out the u3 is not in the current design NET. I couln't find the reason.(maybe the question is a little foolish. i am a tyro)

thanks！
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top