Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is clock gatting ?

Status
Not open for further replies.
N

naveen_zs

Junior Member level 1
Joined
Nov 10, 2008
Messages
15
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,361
How do i can make differer between a clock gatting gate (for ex : NAND) to simple gate
note :if i have used a synopsys DC tool to synthesis
 

Hi Naveen,
If your library have Clock Gating cell, then DC can infer clock gating automatically(if you enable clock gating in your synthesis).
 

    N

    naveen_zs

    Points: 2
    Helpful Answer Positive Rating
viju said:
Hi Naveen,
If your library have Clock Gating cell, then DC can infer clock gating automatically(if you enable clock gating in your synthesis).
Click to expand...

Thanks Viju

I just refrain my question to a very clear manner (my doubt is analyzing reports in PT- STA)

I am seeing violations of 30 + ns (12 ns is my design - clock period)
when i switch on CLOCK gatting ON in PT ,
How i can interpret whether that is valid or not
 

it may generate clock delay
so the high speed cell should not set clock gating

that just i think
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top