Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is HSIM the same as HSPICE? Or they're similar?

Status
Not open for further replies.
ahmad_abdulghany

ahmad_abdulghany

Advanced Member level 4
Joined
Apr 12, 2005
Messages
1,206
Helped
102
Reputation
206
Reaction score
22
Trophy points
1,318
Location
San Jose, California, USA
Activity points
11,769
hsim hspice

Hi,

Is HSIM and HSPICE both act as the same thing as a fast SPICE simulator?

If not, what is the difference between them?

Thanks,
Ahmad
 

hsim spice spectre

Hi,

They work differently..

Hspice evaluates devices based on Equations while Hsim uses Lookup table.

Hspice => accurate Hsim=> performance

U can tweak Hsim 2 get accuracy within >5% of Hspice.

Thnx,
 
hsim option vector file

HSim is fast simulator that differs from HSPICE.
HSim is helpful for very big circuit to speed up simulation. But it easily leads to wrong result.
 
differences hsim hspice

Thanks Blackuni and leo_o2,

The situation i am in now is: I have an HSIM netlist, and i don't have neither HSIM nor HSPICe simulators, but I can use ADiT with certain option to simulate HSPICE, so my question is: will ADiT be able to simulate the HSIM netlist as an HSPICE netlist? Do you think so?

Thanks and regards,
Ahmad
 

hsim and hspice

Hi Ahmad,

As leo mentioned Hsim is used for verification of full chips. So it has provision to input netlist in any of the following format(Hspice,Spectre, edlo..). So if u have a netlist in Hspice format(there is no seperate Hsim netlist, Hspice format is default with Hsim 2) as u said u can try running it in u r tool..

But here are few things to make note... There are few discrepancies between Hspice & Hsim in way Vector files(used to give input stimulus & chk out) and few verilogA constructs treated.


Hope this helps.

Thnx
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top