Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What's wrong with my chip?

Status
Not open for further replies.
277897909

277897909

Junior Member level 2
Joined
Mar 25, 2008
Messages
21
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,411
I am testing a chip of a clock circuit.
At first it works normally,but later on I found the output(of a chain os inverter buffer) is appear as an DC clamped at some 1.9V.(Vdd=3.3).
I also notice that the clamped voltage is changing according to Vdd.
In the chip I did no ESD for the output inverter buffer.
So anybody ever encounter such problem?
Is it a phenomena of breakdown or else?

Thanks and all the best regards!:D
 

Check the power current. If current change before and after that, maybe it is ESD or latchup. If the phenomena can be repeated on the same die, it is latchup. But normally if latchup, output should be close to zero.
 

    277897909

    277897909

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top