Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Information on the DDR2 and DDR3 design and features

Status
Not open for further replies.

leongch

Member level 2
Joined
Dec 22, 2005
Messages
44
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,692
For the DDR2 and DDR3, there are
1. ODT (On die termination)
2. TDQS (Termination Data Q strobe)

Actually, what's the reason of these Termination is needed? Use on what time ? Also the ODT pin is for what purpose?


In DDR3, there's this BC# option where we only read out the highbytes of DQ, actually in real application, do we really use this features?

Also the for the read operation of DDR3, even we set the burst type as sequential, but it seems like the read out data is depend on start of column address. May I know what's the actual reason the DDR3 SDRAM is designed in such a way ? Thanks
 

ddr3 features

Hi,

Kindly see the attachment on DDR.

If you need more details, contact me.

Regards,

N.Muralidhara
CRL-BEL
 
odt ddr3 on die termination -patent

very thanks , it is useful
 

ddr3 new features

It is very useful. Thanks for sharing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top