Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

difference between ASIC verification , validation

Status
Not open for further replies.
S

sreenu236

Newbie level 6
Joined
Jan 4, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
hyderabad
Activity points
1,337
asic validation

what is the difference between ASIC verification , ASIC validation and ASIC testing.
 

asic validation example

In my opinion in general.
Testing the characteristic that within the specification. For example the electrical characteristic.

Verifying that it operate according to the design. For example the output of the formula or calculation function.

Validating that it work correctly as the application requirements. For example it work properly as the application wants it to be.

Hope this will help.
 

'Validation ensures it is the right design, verification ensures the design is right'

Verification - Done throughout design phase, basically until chip is ready to be fabricated. Debug will involve going through code or waveforms from simulations.

Validation - The testing you do in the lab once you get your chip fabricated. Debug has to be done with different instruments or software.

Verification is the act of testing a design against its specifications. Validation tests the system against its operational goals.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top