Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

different transistor length

Status
Not open for further replies.
J

Julian18

Full Member level 3
Joined
Apr 9, 2007
Messages
167
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
2,389
Hi, all:
I specified the length of the transistor in my *.sp files, but when simulation and extracting the length of the transistor(using l('mos_name')),I got different number than i specified, why is that?

TIA.
Julian
 

hi,

the tool will use Leff & Weff which is effective length & width of u r device for simulation. which is the original L/W value minus lateral diffusion (unit m) of source/drain area. for more info on exact equation refer BSIM manuals.

hope it clears

which tool r u using?

Thanks
 

    J

    Julian18

    Points: 2
    Helpful Answer Positive Rating
Thanks Blackumi. I am using Hspice. :)
 

not even begin to think of layout , just on the beginning of design.
 

do you mean the Leffective?
 

since you don't do layout ,i have been confused by"extracting the length of the transistor(using l('mos_name')),"can you tell it more?
 

shaokang_w said:
since you don't do layout ,i have been confused by"extracting the length of the transistor(using l('mos_name')),"can you tell it more?
Click to expand...
me too
 

just put this command in a spice file, and see the output result. that's all
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top