Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem with optimization in SOC Encounter 5.2

Status
Not open for further replies.
S

shiv_emf

Advanced Member level 2
Joined
Aug 31, 2005
Messages
605
Helped
22
Reputation
44
Reaction score
6
Trophy points
1,298
Activity points
4,106
When i run SOC encounter 5.2 with high effort placement optimization ..
Its giving error .... like stack in log file is exceeding !!
how to solve this problem!!
i hav 10 setup violations :( n many hold :(
thanq
 

optimization

According to my knowledge,Cadence does not suggest high effort. Maybe you can try medium effort with incremental.
 

    S

    shiv_emf

    Points: 2
    Helpful Answer Positive Rating
optimization

I am nt talking abt placement with incremental option !!
after placement , there is timing optimization which has two options low n high !!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top