Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design kit for PLL design.. Can it be an RF one??

Status
Not open for further replies.

knack

Member level 2
Joined
Feb 25, 2007
Messages
48
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Austria
Activity points
1,674
Hi,

At our school, we'll work in a project to design a PLL system, i have a question regarding design kits in PLL design especially..

The design kit they gave to us is UMC 130nm RF PDK, Will it function well in a design for an analog/mixed signals system like PLL??

Or some sort of another analog design kit should better been used??

What're dependancies of that??

Cheers,

-- Knack
 

u need an RF kit for pll to have inductor options and rf MOSTs options which shoukd be used in high frequ. blocks like VCO and divider
 

    knack

    Points: 2
    Helpful Answer Positive Rating
Great! :)
That means that they gave us the right one!
But i don't find in its userguide that they mentioned anything about standard-cells for PADs design and other packaging issues.. Is it a big problem?? i.e. how else could we design (layout) for the complete chip?

Cheers,
--Knack
 

Yes if u are designing a complete chip and u will need pads and standard cells for digital, it will be a big problem if u don't already have them in the design kit.
 

    knack

    Points: 2
    Helpful Answer Positive Rating
MSSN said:
Yes if u are designing a complete chip and u will need pads and standard cells for digital, it will be a big problem if u don't already have them in the design kit.

How're you MSSN :) ?

Let me ask a little question here, what do you mean with PADs?

Is there specific pCell for pads in layout? and it's a PDK issue?

How can i check if i have them or not..

Moreover, For a chip that have mixed analog and digital blocks, how can they be put together in layout although analog blocks layout is done almost from scratch whereas you just wanna place and rout digital blocks..!

Thanks in advance,
Regards,
Ahmad,
 

    knack

    Points: 2
    Helpful Answer Positive Rating
Abdulghany, I am fine, how r u??

Concerning the pads, yes it depends on ur design kit u may and maynot have pads,to check if u have pads or not u can go through the PDK documentation or simply search in the design kit libraries.
I think if u don't have them u can ask for , but ofcourse that's not free $$$.
Concerning the mixed-signal , I don't know what's the exact flow in case u have huge digital blocks that needs complicated P&R.
 

to put digital Cut then paste Voila :D , ana mesh shayef problem !!
 

safwatonline said:
to put digital Cut then paste Voila :D , ana mesh shayef problem !!

What's Voila??
Then, the problem is in making use of digital PDK to synthesis and P&R then generate layout, and combine this with analog layout on the same chip!

:)
 

    knack

    Points: 2
    Helpful Answer Positive Rating
u do the digital on its own synthesis, then P&R to fill a specific space on the Chip then copy the generated layout then paste it in the empty space, connect the interfaces then Voila again :D
BTW i think there are many IPs done this way , like in interfaces (like SPI) where it is an already made digital part with a specific area u buy it then paste it in ur layout and that is it "w2llahoo 2a3llam"
 

    knack

    Points: 2
    Helpful Answer Positive Rating
What's this language?? I can't understand some words!

What's Voila??

Cheers ..

-- Knack
 

Voila means "here u r" or "that is it" in french :D
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top