Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question in a JSSC paper

Status
Not open for further replies.

slchen

Member level 2
Joined
Nov 23, 2005
Messages
46
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
CC
Activity points
1,647
Dear all:

I am reading a paper whose title is "CMOS Analog Integrayed Circuits Based on Weak Inversion Operation" (JSSC, vol. sc-12, pp. 224-231, June 1977).
Please see Fig. 10 in the paper (attached file).

It said that as the amplitude of Vin increase, the average Vg of transistor T1 must decrease to keep average Id of T1 as a constant.
Can any one explain the circuit operation for me?

Thanks!!!
slchen
 

slchen said:
Dear all:

I am reading a paper whose title is "CMOS Analog Integrayed Circuits Based on Weak Inversion Operation" (JSSC, vol. sc-12, pp. 224-231, June 1977).
Please see Fig. 10 in the paper (attached file).

It said that as the amplitude of Vin increase, the average Vg of transistor T1 must decrease to keep average Id of T1 as a constant.
Can any one explain the circuit operation for me?

Thanks!!!
slchen

Added after 8 minutes:

Sorry!! Forgot to attach the paper.
Thanks a lot.

slchen
hi slchen ,
the reason i think, if we first assume the dc of Vg is constant, and the transistor T1 carry more currents in positive half period than that in its dc voltage,and less in negative half period. if the increased average current is bigger than the decreased one, the transisotr's average current in the whole period is not a constant Id; to keep this constant Id, the dc of Vg must be lowered.

and why the increased average current is larger than the decreased one, i think, it is because the T1 is biased in weak region when oscillation doesn't build up. and when oscillation begins, the T1 may work in its saturation region, its current is related with (vg-vt)² in positive half period. so i think it is the reason.

maybe i'm wrong. by the way, i want to suggest you to read another jssc paper by vittoz, the paper talk about crystal oscillator design, i think you can find it, and i think it can benifit you for your understanding this problem.
good luck
jeff
 

    slchen

    Points: 2
    Helpful Answer Positive Rating
Jeff:

Thanks for your explaination.
I will think about it based on your explaination.

Besides, is the paper you suggested "High-performance crystal oscillator circuits: theory and aplpication"?

Regards,
slchen
 

slchen said:
Jeff:

Thanks for your explaination.
I will think about it based on your explaination.

Besides, is the paper you suggested "High-performance crystal oscillator circuits: theory and aplpication"?

Regards,
slchen
HI,
yes, it is very good reference paper for designing a low power crystal oscillator.
goodluck
jeff
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top