Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A doubt on DDR SDRAM latency..................

Status
Not open for further replies.
G

Guru59

Full Member level 4
Joined
Jul 10, 2006
Messages
217
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,812
hi everyone............

the doubt is......

what does the number '5' in CL5 refers to........

it is given as cycle request latency......but what does it infer to.............


thanks
 

hi ,
the cl=5 means the required cycle number that the first bit data come out after u issued read comand.
 

    G

    Guru59

    Points: 2
    Helpful Answer Positive Rating
Latency means the number of clock cycles required to get the output after the input is given. CL5 means the first output will be available 5 clock pulses after the first read command is given.
bye.
 

CL means the no of clock cycles it requires to appear the required data at output when the read signal is given
 

    G

    Guru59

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top