Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Which one should I learn, VHDL or Verilog?

Status
Not open for further replies.
Re: Verilog or VHDL

Well it wouldn't hurt to know both.. I personally perfer verilog.. but thats mostly cause im lazy and don't like to type much..

Its more important that you understand what your hdl will synthesize to then just knowing a language..

No matter which language you choose make sure to read the "Verilog/VHDL Synthesis Primer" both by Bhasker.. i think.. Also, the reuse methodology manual has a couple of important chapters on RTL coding style, etc.

jelydonut
 

Re: Verilog or VHDL

Verilog is easy learned !
 

Re: Verilog or VHDL

verilog is more advanced from vhdl
 

Re: Verilog or VHDL

This question has been asked very quite often in previous post. You should make a search, and I'm sure you will get a lot of hits on that question.
 

Verilog or VHDL

someone said to me for asic verilog better, for fpga try vhdl. but i like verilog.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Verilog or VHDL

Verilog is more "free-style" and easier to learn. VHDL is a stricter language. Verilog is widely used in North America, whiel VHDL is more popular in Europe.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Re: Verilog or VHDL

It is an old topic or debate...go through thr RULES



If you learn one language then the other one becomes very easy...

for example if you learn VHDL then it is matter of couple of days to understand Verilog....

Verilog widely used in the industry, it is very powerful language for verification,
it is easy to learn..if you know C prog...

Where as VHDL very decriptive language ...but very powerful for synthesis of circuits...


---manju---
 

Verilog or VHDL

Maybe both is OK.For me I think Verilog is easy to learning and convenient for understanding.
 

Verilog or VHDL

i love this words...

Verilog widely used in the industry, it is very powerful language for verification,
it is easy to learn..if you know C prog...

Where as VHDL very decriptive language ...but very powerful for synthesis of circuits...
Click to expand...

it say wad i wanna mention...but problems wth expressing myself...

in my experience... when i write VHDL i see the hardware as i write...

and this is not true wth C language type...

regards,
sp
 

Re: Verilog or VHDL

verilog is better for professionals.
 

Re: Verilog or VHDL

Well two basic things:

-Your geographical place: If you re in America, you should know Verilog is popular there. If you re in Europe, here they usually prefer VHDL. So for job's point of view, you should consider these facts.

-Structure: Verilog looks like basic programming languages (e.g. Basic, Assembly etc.). However, VHDL looks like higher level and easy to understand due to its close structure to a normal spoken language (i.e. English).
PS. These ideas look like foolish, but how I think about these languages...

Ciao
 

Re: Verilog or VHDL

i think you should study VHDL
 

Verilog or VHDL

VHDL if you want to develop hardware. Verilog cannot do very simple things as writing a generic function. So its pretty useless for RTL.
 

Re: Verilog or VHDL

Haiii all,


Let me join the discussion of VHDL Vs Verilog.

So far I have involved in two FPGA & one ASIC designs (front end)

One FPGA & ASIC designs in Verilog => very easy for writting & friendly syntaxes like C.
Click to expand...

One FPGA design in VHDL ==> Very easy to imagine the Hardware components while writting RTL & simulation.
Click to expand...

Have a look at the attached document for table of differences.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top