Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me design LNA using depletion mode FET process

Status
Not open for further replies.

bouchy

Advanced Member level 4
Joined
Jul 11, 2004
Messages
113
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Location
USA
Activity points
794
I am trying to design LNA using depletion mede FET process. can someone help me with this design?

Thanks
 

Re: Depletion mode LNA

the main difference between depletion mode and enhancement mode is the status of the device so
in enhancement mode the device is normally of so u need a gate bais to turn the device on
it is not the case in the depletion mode ,
but u have to check the noise performance of the depeltion mode and the variation with applied voltage
 

    bouchy

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top