Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
After Placement & Routing of the HDL module on a targetted FPGA device, Post P&R simulation model can be generated. This model includes the actual logic & routing delays in a Standard Delay Format (SDF file), which can be included for the simulation. This whole process is known as Backannotation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
