Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Very low input voltage to opamp buffer on 5v single supply

Status
Not open for further replies.
Where are you getting +/- 7mV? Offset voltage is +/- 4.5mV. The common mode range has nothing to do with what you're talking about; that just tells you how low an input voltage you can apply. Since you're applying 50mV, you're inside the common-mode range.
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
Hi,

Why don't you amplify the signal?
It could be an improvement for further processing

Klaus
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
CMOS OpAmps have an issue with non linearity due to asymmetrical Vth
curves of the input N and P mos transistors used in front end. Its small but
capable of causing significant errors in high res circuits, like A/D front ends
in DelSig applications.

Most datasheets do not discuss the problem, unfortunately. So you have
to either do some device characterization yourself, or use a part fully
documented


CMOS Input Stage Crossover.PNG



Regards, Dana.
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
    E

    Easy peasy

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top