Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

set_case_analysis command

Status
Not open for further replies.
N

no_mad

Full Member level 5
Joined
Dec 10, 2004
Messages
271
Helped
30
Reputation
60
Reaction score
11
Trophy points
1,298
Location
Naboo
Activity points
2,489
set_case_analysis

Hi all,

My design has inputs from a register. Meaning, these inputs always fix either at 0 or 1. To synthesize this design, can I set these inputs port with “case_analysis” or is it better to set it as false_path??

Please enlighten me..

-no_mad
 

set_case_analysis input

Yes, you can use the command to set these input signals.
 

set_case_analysis is not working

I think it is better not to "set_case_analysis"...

set_case_analysis is mostly used for those control pins like, scan enable...

These controls pin will modify the mode of the chip's operation, suck as clock distribution, like scan mode.

If it is not, do not use set_case_analysis...
then DC may consider the timing check more completely...
 

    N

    no_mad

    Points: 2
    Helpful Answer Positive Rating
set case_analysis

hi Tony,

So, it is better to use set_false_path unless I want to do a scan chain..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top