Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Challenging switch circuit design

Status
Not open for further replies.
F

FriedPope

Newbie level 3
Joined
Feb 10, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Durango, Colorado
Activity points
38
This ones got me stumped...

Background: I need two outputs activated by two switches, simple right? Here’s the catch. I want to use both switches to activate one of the outputs. If switch 1 is closed and THEN switch 2 is closed, output A should be high. If switch 2 is closed and THEN switch 1 is closed, output B should be high. There needs to be a time out to reset the switches after a set time and possibly an output C triggered when both inputs are held high at the same time.

Ideas: *Clocked Flip-Flips
*Not much else

I hope this helps some other designers out there. I’d love to hear any input you might have.
 

This is a classical sequential logic circuit function. It is also sort of a phase detector function.
 

    F

    FriedPope

    Points: 2
    Helpful Answer Positive Rating
Try this circuit.
The reset timer can be based on 555s or similar..
 

Hi,
IanP Excellent work!!!
Outputs A & B are correct
But the output C is not
"output C triggered when both inputs are held high at the same time."
Here input means not A and B but the input from switches I guess.
Please post soln for this also.
Tnx
 

    F

    FriedPope

    Points: 2
    Helpful Answer Positive Rating
Thanks IanP,

I have a couple questions though....
1. The component connected directly after the switch, what is it and what is it in turn connected to?
2. I am assuming the IC is a RS FlipFlop?
3. What is the component at the very bottom left past the capacitor, and is it connected to a tri-state buffer?

Thank you both again for your help.
 

1. The component ... it is a pull-up resistor connected to +V
2. D-flip-flop
3. Another pull-up resistor connected to +V
 

    F

    FriedPope

    Points: 2
    Helpful Answer Positive Rating
Me again,
I realize I'm being very picky, but could you please name your gates:)
I can't tell when your using a NOR gate or a NAND gate, or just a plain inverter.
You've been so very helpful to me, I can't tell you how much I appreciate your time.

Thanks.
 

Both 2-input gates are NANDs and all single input gates are plain inverters ..
 

    F

    FriedPope

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top