Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The elements don't add metal to the layout, but in circuit simulation they include the electrical parasitic effect of the T-junction and step in width.
- - - Updated - - -
The width values of MTEE and MSTEP are the width of the adjacent lines.
Agree with Volker that these values are important and are used to calculate the parasitic effect cause by each discontinuity but there is nothing to 'calculate', they just need to be set to the width of the attached MLIN at each pin. If any different value is used then the parasitic effects are not being modelled correctly.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
