sun_ray
Advanced Member level 3
A 32 bit data is coming at 100 MHz continuously. This data needs to be read at 200 MHz with data width of 16. Please design a digital circuit for it.
Regards
Regards
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
It's a very simple circuit , since data rate is equal at both end , you can use 3 depth 32-bit buffer , 1 extra here added just for safety purpose.
one side write 32-bit data at 100MHz clock and other side read 16-bit data at 200 MHz clock.
Rahul J
Use a dual port fifo
Why will not a buffer of depth 1 serve the purpose? Do you want to mean a FIFO by buffer?
What will be the solution if the 100 MHz and 200 MHz clocks are asynchronous? What will be the solution if the 100 MHz and 200 MHz clocks are synchronous?
Regards
Use a dual port fifo
What about if the clocks are asynchronous?
A 32 bit data is coming at 100 MHz continuously. This data needs to be read at 200 MHz with data width of 16. Please design a digital circuit for it.
Regards