Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Allowable skew of data bus lines

Status
Not open for further replies.
S

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
Suppose a processor is communicating with an external RAM via a parallel bus @ 100MHz.
What is the maximum allowable timing skew between 2 data bits on that bus?
 

No specific limit. RAM setup- and hold requirements must be met, bus timing will be programmed respectively.
 
  • Like
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
There will not be limit on the skew separately but when you will calculate for the setup and hold and ensure that there is no violation then you will use the clock period (propagated) Hence, the skew would be adjusted in it.

- - - Updated - - -

ro9ty said:
There will not be limit on the skew separately but when you will calculate for the setup and hold and ensure that there is no violation then you will use the clock period (propagated) Hence, the skew would be adjusted in it.[/ Did you find this post helpful? Click: Yes]
Click to expand...
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top