Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Silk screen label overlapping copper entities

Status
Not open for further replies.
R

rajeshmp80

Newbie level 5
Joined
Feb 6, 2012
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
How to check Silk screen label overlapping on the via,pad or any copper entities automatically?
 

Which tool you are using.In cadence we don't have such option.
In altium designer you could define a rule.
Dont know about other tools but whichever tool it may be ,just give a note in fab layer to remove the silkscreen on PAD,Via etc.

Shabu.
 

You can do this by not doing it at the start.

In your component libraries make sure that the silkscreen does not cover any pads or can cover adjacent component pads.

Then when moving component names etc turn off everything except for the pads etc that may be covered (and any 1:1 outline layer) so that you can see where not to put the text.

Eventually "you" will automatically not be putting your silkscreen items onto pads.

However, your board manufacturer will run tools and create a silkscreen scratch layer that removes all silkscreen from pads.

It is basically the same as the solder resist layer oversized by a few thou and is merged to be negative on the silkscreen layer.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top