Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[STA] Back annotation on the separate modules [SDF]

Status
Not open for further replies.
ivlsi

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hello All,

As for the SDF file, which designers get from the Layout team and run STA checks on their modules, is it a common for all the chip. I mean, should each designer take a big SDF file for the whole chip for just running STA checks on its small module?

Could the full-chip SDF be divided to the smaller parts, so each designer will back annotate only gates and nets from the module on which he/she run STA checks?

Hopefully you got my point...

Thank you!
 

Hi,

whole chip sdf is a must, i think.
a) if you only checked submodules, how about the interface between the modules.
b) did you take a look at the final layout netlist? it changed a lot, some high fanout pins, clk trees ,some pass through buffers and etc.
how to deal with that.

i think sdf for all chip is a must.
 
  • Like
Reactions: ivlsi

    ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
As for the layout SDF, could it be written out just for some hierarchies or chip regions? Is it useful?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top