Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
USB controller
There are many topics on USB for beginners. Do search in the edaboard. Apart from that, USB Design By Example is also good for beginners.
The link is:
h**p://rapidshare.de/files/7658886/USB_COMPLETE_MAZ.rar.html
Re: Generate 27 MHz clock from a 40 MHz input clock on a FPG
You can infer CLKDLL in Xilinx FPGA devices. CLKDV_DIVIDE is in integer value. You'll probably need a combination of CLKDLLs to create 27MHz. Therefore, it might be advisable to closer frequency. (40MHz/1.5 = 26.7MHz)
The following...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
