Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Q1. I think you didn't show us the length of the signal to be synchronized, this is important in choosing synchronization technique. Refer to
https://www.fpga4fun.com/CrossClockDomain.html
for detailed information.
Q2. If you are sure about when the address bus get stable , and the address bus...
Thank you very much !
You mean I can choose 100M Hz clock as the working frequency. I want to use Spartan3AN device as the processor, using a 133 MHz clock oscillator installed in the auxiliary clock oscillator socket. Does it work ?
Best regards.
Nowdays we are designing an ATE, there are two signals A and B,we need to test the dalay time of signal A after signal B falling low. It is easy to test it with oscilloscope.
My question is how to test the delay time with the help of FPGA device ,and which family device should I choose? After...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
