Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm struggling to design the following in vhdl:
-when an event occurs (rising-edge) set "A" to 0 then after 1000 clock cycles if no event occurred, set "A" to 1.
More exactly: I made a stepper controller which has 2 motor current settings.
When step pulses are coming I want to use a higher...
Hi, I'm new in vhdl programming.
I want to make a 8 bit binary to bcd conversion and I have found the following double dabble algoritm on the net:
function to_bcd ( bin : std_logic_vector(7 downto 0) ) return std_logic_vector is
variable i : integer:=0;
variable bcd : std_logic_vector(11 downto...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
