Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Yukta2007

  1. Y

    Doubt Regarding Verilog Code

    We generated it on Model Sim but we have one error. Could you please help us with that? 1610370421 Something is wrong with the "always" part. Please help.
  2. Y

    Doubt Regarding Verilog Code

    I am unable to fix the RTL. Could you please help?
  3. Y

    Test Bench Required- Verilog Code for True Random Number Generator

    Hello I have been working on a simulation implementation of ring oscillator based TRNG(True Random Number Generator) Can someone help me with the test bench of the code and if possible, explain the code. It would be of immense help Thank you. The code is as follows module ringosc (clkout)...
  4. Y

    Doubt Regarding Verilog Code

    I made the changes according to what you said but it is still generating a lot of errors in the declaration of module "puf". If possible, could you put the corrected code here? It would be very helpful. Thank you module oscillator(input enable,output wave); nand g1(n0,enable,n74); not...
  5. Y

    Doubt Regarding Verilog Code

    Could you please put the corrected code? It would be of immense help. Thanks in advance
  6. Y

    Ring Oscillator Based PUF Verilog Code Doubt

    My group is having a project to be implemented on PUF(Physical unclonable functions) using Verilog. Having written the code in Verilog we are facing an error which we could not rectify even after several tries. It would be really helpful if you would help us rectify this error. And the error...
  7. Y

    Doubt Regarding Verilog Code

    My group is having a project to be implemented on PUF(Physical unclonable functions) using Verilog. Having written the code in Verilog we are facing an error which we could not rectify even after several tries. It would be really helpful if you would help us rectify this error. And the error...
  8. Y

    Resistance value being not practically realisable

    Hello Actually, we are currently working on designing efficient XOR, XNOR cells. For the calculation of power, we need to multiply the current and voltage value. So we provided a resistor at the output side to provide a path for current to flow, but the value that we have given is 500K(which is...
  9. Y

    [SOLVED] LTSPICE Propagation delay calculation

    Hello Thank you for your help. We used the cursor to calculate the propagation delay. Thanks once again.
  10. Y

    [SOLVED] LTSPICE Propagation delay calculation

    Since there are very minute changes in our waveforms, calculation of delay using cursors on waveform is not possible. So we used .MEAS statements for calculating delay. Actually we have two circuits, one is basic xnor circuit and the other one is simultaneous circuit(the output of XOR and XNOR)...
  11. Y

    [SOLVED] LTSPICE Propagation delay calculation

    Could you please help with the above query?
  12. Y

    [SOLVED] LTSPICE Propagation delay calculation

    I have used the same .meas statements to calculate the propagation delay of my xnor circuit but the value is high(0.04s but we are supposed to get in ps) . I am attaching the files for reference.
  13. Y

    [SOLVED] LTSPICE Propagation delay calculation

    Yes. I get that. But why is the value made to 1? Is there any particular reason? Or can it be taken at random?
  14. Y

    [SOLVED] LTSPICE Propagation delay calculation

    Thank you. Will make these changes. 1602605303 Any idea about what does {RE} refer to? And why exactly is it needed here?
  15. Y

    [SOLVED] LTSPICE Propagation delay calculation

    Actually when we checked the error list, it shows no errors.
See more

Part and Inventory Search

Back
Top