Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Yogi_bhandari

  1. Y

    Heating of Metal lines

    Hello all, Of late I have been trying to work my way back from what I am seeing in simulation. I have a suspect in my mind but am not sure how to go about it. I suspect the metal lines used for routing will get heated up when current passes through them and besides presenting parasitic anyway...
  2. Y

    Layout extracted Parasitics affecting the functionality

    Hello all, I am trying to build a segmented R2R Dac and am curious what all parasitic can kill me. I know pad interconnect resistance, different metal line resistances, contact resistances by their very random nature will show up as mismatch among different resistors in the ladder, thus leading...

Part and Inventory Search

Back
Top