Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yellowperil

  1. Y

    Programmable Frequency Divider

    frequency divider Thanks I get to know of different type of frequency divider circuit.
  2. Y

    Programmable Frequency Divider

    programmable frequency divider Hi, Is it possible for divide by 4 or 5 programmable frequency divider to have different max operating frequency? If yes what might possible cause it to happen? Thanks.
  3. Y

    PLL circuit sensitive to supply voltage

    supply insensitive pll design Hope that this can give a clearer picture and advice from you guys. Initially my PLL can lock to the reference clock (160MHz) using PFD and weaker Charge Pump. After lock to reference clock, the PLL switch to the Phase Detector and stronger Charge Pump. During...
  4. Y

    PLL circuit sensitive to supply voltage

    pll circuit design Hi, I wish to know if there is any other circuit in PLL which is sensitive to supply voltage apart from VCO. As I have an problem with my PLL as it is only able to lock back after a long time ( ~ 5minutes) or if I reduce the VCO supply voltage. Do you guys have any idea of...
  5. Y

    Where did this CMOS device IV curve come from?

    mos i-v curve From your explanation, this diode curve occurs because the Drain is shorted to Gate? Do you mind explain in more detail what is the purpose of this circuit (Gate short to Drain)?
  6. Y

    Where did this CMOS device IV curve come from?

    mos iv curve Hi, Does anyone know how this curve come from? This is Vcc vs GND IV curve using curve tracer. The device is only power up through the Vcc pin. [/img]
See more

Part and Inventory Search

Back
Top