Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Some basic rules:
1. Increas the size of the devices to be matched
2. Use simmetric layout
3. Replicate the same geometry using series/parallel connection to achieve the wanted size.
Bye
To get a low drop voltage regulator using an NMOS transistor as pass element you must use a dc/dc converter (such as charge pump) in ordet to generate a gate voltage higher than the drain voltage; in this way you may achieve a very low drop vreg but generally speaking the lower is the drop, the...
The keys of good supply rejection are:
1. High bandwith
2. High gain
2. Good PSSR of the error amplifier
Generally speaking LDOs suffer from poor rejection due to the pass element wich is usually a PMOS, if you can cope with higher voltage drop, consider using an NMOS as a pass element.
Bye
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
