Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Yang Zhao

  1. Y

    how do you get the path description file for the path delay fault using Fastscan?

    Hi all, Sorry to bother you guys. I have a question about the path description file used for path delay fault. I can use PrimeTime to generate the path file with pt2tmax.tcl, and it is the format for TetraMax. But Now I have to use Fastscan and does anyone know how can I generate the path file...
  2. Y

    path description file for path delay fault simulation using FastScan

    Hi all, I have a question for the path description file used for path delay fault in FastScan. I know I can use PrimeTime to generate the path file with pt2tmax.tcl, and it is the format for TetraMax. Now I have to use Fastscan and does anyone know how can I generate the path file format which...
  3. Y

    Why I got the same test coverage of transition delay fauls for LOC and LOS???

    Hi, I am using Fastscan to run atpg simulation for transition delay fault. As we know that the LOS test coverage should be greater than LOC test coverage. But what I got from the atpg simulation results is that they have nearly same test coverage. I looked into the user guide and someone's...
See more

Part and Inventory Search

Back
Top