Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by yadog

  1. Y

    Interface on board ADC to Spartan 3E

    GET the ADC datasheet, then find the timing graph and implement it
  2. Y

    Altera QDR2,DDR2 using with out OCT

    find the configuration in the IP?
  3. Y

    Output of ADPLL using xilinx

    need more information about your design!
  4. Y

    SDRAM question : XC2VP30, XUP-V2Pro, VIRTEX II

    you could read the USER's GUIDE of the board ,if you have!
  5. Y

    I have to read binary file to testbench

    present a model for you: //------------------Load file(Binary/Hex)---------------------------------------- reg [11:0] data_mem[0:16384]; //define a 12bit*16384 array initial begin $readmemh("adc.txt",data_mem); //load data to data_mem end
  6. Y

    Help with Altera Signal Tap II

    no matter Sig TAP nor scope , you need design your trigger condition carfully. If the trigger signal was OK,you can catch what you want to watch!
  7. Y

    How long does it take for a pulldown resiter to bring logic 1 to 0 ?

    it's a issue about the specific RC circuit
  8. Y

    Question about spi slave on fpga....

    you should design your module refer to the timing graph from the Master SPI device
  9. Y

    How to use LVDS inputs (spartan-3e)?

    basically,in a certain io bank,you should use the same referrence voltage if you obey the rule,it will work. For ur referrence
  10. Y

    Any good resource - understanding pipeline

    In hardware the function of pipeline is implemented by inserting registers in the combinational logic. Long combinational path tends to cause low maximum frequency. If there is critical path in your design, you can use the pipeline to insert registers in the long combinational path to shorten...
  11. Y

    FPGA Project Suggestion

    suggestion: firstly ,a blinking LED project; then,a 7-segment led project; then,a serial port project .... when u complete the 3 project,u should get clear with FPGA design. For referrence!
  12. Y

    Good Resource for FPGA example Code?

    for some pratical design ,you can find the examples in fpga4fun,just google the website
  13. Y

    Need some help with a project

    it is not a tough task in logic design world. For ur example,u can use a FSM(Finite State Machine) to implement the design. And FSM is just one way to complete ur task. For a starter in logic design,FSM may be the better solution. But firstly,you should know what is a FSM?and how to write a...
  14. Y

    help with parallel interface?

    a suggestion:from a robust design vision,u should use a synchronous circuit to do the communication between FPGA and DSP. for ur example,maybe it's better to use follow code: always @ (posedge clk) if(rd_valid) .... and the rd_valid should come from a edge detect circuit which detect the neg...
  15. Y

    Event Control contains a complex event expression?

    if u want to use edge and level sensitive in a same block,maybe you can use a edge detect circuit to detect edge sensitive signal,then you can turn it to level sensitive. i think it is not good to use the combination combination of edge and level sensitive events .just for discussion

Part and Inventory Search

Back
Top