Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yep, exactly, I'm using the BD tool. And the chip2chip only let me use a minimum of two lanes, what I think means I need two GTPs. The device I'm using is a xc7z015, so I cannot use Aurora 64b66, and the custom board I'm using only have one GTP between the two FPGAs I want to connect...
Dear all,
I'm trying to configure the AXI Chip2Chip core from Xilinx to use a GTP as PHY interface.
Apparently, it requires the use of an Aurora PHY. In the Zynq device I'm using, I have only 4 GTPs available but only one routed the Kintex FPGA I want to interface with.
The only Aurora core...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
