Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by xiaorui2007

  1. X

    phase margin in the fractional-N PLL

    Hi vbhupendra Why should we use highest division ratio? You mean that we should use worst case for phase margin? Then if we use transfer function to do analyse for total pll, which division ratio should we use? thanks very much!
  2. X

    Source for PLL input frequency

    We need to provide extra oscillator to generate reference frequency. Only one crystal can not oscillator. The oscillator circuit is not complex. Simply it can be implement with one INV, one crystal and two capacitors.
  3. X

    Problem with HSpice program that plots the curve i-vgs

    Re: hspice problem ,too Maybe, in 0.18um model, the formula i=β*(vgs-vth0)^2 is not accurate. so if you use i1/i2=(vgs1-vth0)^2/(vgs2-vth0)^2 to get vth0, it may also not accurate. In Hspice, you can use .probe dc LV9(m1) to get vth.
  4. X

    How the frequency of oscillator changes in PLL?

    Re: PLL Maybe razavi's book--"Design of CMOS integrate circuits" can help you. in chapter of oscillator you will find your answers.
  5. X

    What types of analysis should I do to confirm ring VCO functioning?

    Re: Ring VCO As I know, the differential ring osc can use even number of inverters. In razavi book you will find it. Because in differential,the output can cross put to another inverter's input, so the phase can satisfy the Barkhausen's law, then it can oscillate.
  6. X

    Can you define these MOS netlists?

    I agree with you. 1,2 is a diode for ESD protection. 3,4 is a dummy mos for matching. 5 is a capacitor load for Vref that can keep Vref constant.
  7. X

    Dithering for fractional-N PLL?

    dithered pll I am also confronted with this problem. when I put signal Xin[k]=0.5+0.25*sina(100*k/pi) into to MASH 1-1-1 sigma-delta modulator, I can see the noise in low frequency is moved to high frequency. But when I put MASH 1-1-1 sigma-delta modulator in F_N PLL, I don't find it works...
  8. X

    Looking for PLL examples and designs created using Simulink

    Re: plls and simulink I have made a model of sigma delta frational n pll in matlab simulink,but I don't find sigma delta f n pll is better than classic f n pll. My model of classic n pll works well.Maybe my sigma delta model has some errors. Who can explain why?
  9. X

    What frequencies are PLL spurs located at?

    PLL Spurs Spurs can also appeared by the reason of PFD's dead zone. If the phase error is too small, the PFD can not detect it, then the control line of VCO will not constant, and the spurs are formed.

Part and Inventory Search

Back
Top