Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi downloadman
hi shitansh
these command lines 'read_verilog read_vhdl analyze' can't compile at all
only 'current_design set_false_path' can work
but there's nothing happened
:(
LEDA 2008.06
Thank you , downloadman.
so I can use set_false_path in a sdc file to disable LEDA checking on an certain path in a RTL design?
I have read leda use guide, and SDC checker can only check sdc syntax, differents between two sdc files or svf files.
i thought leda dont meet my requirements, am i...
there are too many (>6k) warnings with a rule (C_1202)
most of these warnings are not useful
how can I select the useful ones in the report?
that is to say, how can I mute the useless warnings in a simple way?
i just want to see certain paths, can set_false_path work?
hi,
i am using LEDA these days,
Can LEDA do some netlist checks and signal synchronization checks? if yes, how?
and where can i get documents about those checks?
I thought it can only check RTL codes.
thx
how to enable multi core design compiler
who can share a sample Design Complier synthesis script?
not matter what design~
I just want to study synthesis
thank you:D
only 4 control signals may be non-global
Error: Cell qrdecom:qrdecom|s04_d1[13] fed by 5 non-global control signals -- only 4 control signals may be non-global
Quartus tell me the above error message,but I do not know how to fix it.
Its help says:
CAUSE: The specified cell is fed by the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.