Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
There is error message when clock_opt
I try to do it again
Error message show placement error
then clock_opt completed. !!
Can I ignore these 2 message?
Hi , all
I found big hold time violation due to different clock traced in lauch and capture clock.
How to set clock re-convergence pessimism removal in ICC (ICC, not ICC2)?
Yes, Wrong layer.
It should be TEXT layer, not METAL layer
Thank "ThisisNotSam"
1699833301
Yes, Wrong layer
It is TEXT layer, not metal layer
Thank “ThisisNotSam”
Hi
I study IC compiler a while, but need to edit an old database.
Some specified FILL4's have to be replaced with DECAP4's. (Old DECAP4, DECAP8 must keep the same places as they were)
1. I delete one FILL4 and use "insert_stdcell_filler -cell_with_metal {DECAP4}" . No DECAP4 is filled in the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.