Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
about the ASIC test.
In TetraMax, I have known the inputs ( include the scan clock and the launch clock input ),
how get the output of the sequence element.
in transition, we using the pattern pair.
such as:
scan clock -------> 110010010110
launch clock -----> 100100110101...
Re: LOC coverage
in transition model, there are three clock: scan(sc), launch(lc), capture(cc).
If i use LOC(Launch off capture) in the 2nd clock , tetramax gets the pattern from the previous combinational logic.
now, in order to keep some scan element fixed in launch capture and keep the...
1: which command using in TetraMax, then i can work in the LOC Transition Fault ATPG Modes.
2: there are two capture vector , if i use this command:Add_Capture_Masks , which clock it will be working.
TetraMAX transition delay fault ATPG supports three ATPG modes for applying transition...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
