Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by wjx197733

  1. W

    How to design the w/l of this MOS transistor

    I want to make M8 as a current source. But I do not know how to confirm it's w/l
  2. W

    Analysis and design of analog intergrated circuit

    Hi, barkha, do you have a email? and you mailbox should more than 40M, and can receive attachment that more than 40M
  3. W

    What is Mixed Signal Integrated Circuit?

    Hi, tuza2000, do you have this E-book? I hope to have one. Please email to me: wjx197733@126.com
  4. W

    What is a PGA? What are its design criteria?

    PGA Hi, Sheraz Akhtar, do you have any data about PGA?
  5. W

    A question about how to use Protel DXP

    A question about how to use P*otel DXP I do not think this is a correct method. Have you finished a board by this way?
  6. W

    ANyone read this book before ?

    I haven't read this book before and I agree with tuza2000
  7. W

    How to convert mV to db?

    mv db I think mario82 is right.
  8. W

    A question about how to use Protel DXP

    Hi all, I am a fresh man to design circuit. I want to know how to place testpoint in Protel DXP schemetic?
  9. W

    Definition of Ground Bounce

    Re: Ground Bounce Very good. This an article about EMI writed by AD co.
  10. W

    PCB Design software Layout Plus or DXP?

    I use Protel DXP. I think this software is well.
  11. W

    re: charge pump design

    re: charge pump design What is charge pump?and the role of it is what?
  12. W

    mismatch and offset of the delta-sigma ADC

    A so profound question. I can not understand
  13. W

    how to use JTAG port as normal IO

    Do not use JTEG as I/O. Programmer we write can download to FPGA or CPLK only through JTEG
  14. W

    Why they are in linear region?

    But in the example, the bias current is 30uA.

Part and Inventory Search

Back
Top